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Self-aligned inversion-type enhancement-mode GaAs metal-oxide-
In this letter, we report fabrication of self-aligned inversion-type enhancement-mode GaAs metal-oxide-semiconductor ͑MOS͒ field-effect transistors with atomic layer deposition of Al 2 O 3 gate dielectric directly on GaAs substrates using a simple ex situ wet clean of GaAs. Thermal stability of the gate stack was examined by monitoring the frequency dispersion behavior of GaAs MOS capacitors under different annealing conditions. A maximum drive current of ϳ4.5 A / m was obtained for a gate length of 20 m at a gate overdrive of 2.5 V. The threshold voltage and subthreshold slope were determined to be ϳ0. 1 This has led to considerable research on high-mobility channel materials, including strained Si, Ge, and III-V-based structures. Recently, III-V-based materials have gained substantial interest as a candidate for n-channel metal-oxidesemiconductor field-effect transistors ͑nMOSFET͒ due to their superior electron transport properties. However, the lack of a compatible native oxide has been an impediment to realizing enhancement-mode ͑e-mode͒ III-V MOSFETs due to poor characteristics of the oxide/III-V interface. In order to circumvent this issue, various surface passivation schemes have been studied, primarily on GaAs-based materials. This includes the use of amorphous Si and Ge interfacial layers [2] [3] [4] [5] and GaAs surface nitridation, 6 employing an MBE-grown Ga 2 O 3 ͑Gd 2 O 3 ͒ ͑Refs. 7-11͒ and atomic layer deposition ͑ALD͒ of Al 2 O 3 . [12] [13] [14] [15] It is known that ALD offers a precise control over the uniformity and thickness of the deposited film through a self-limiting reaction. 16 Although MOS capacitors have been extensively utilized to study physical and electrical characteristics of high-/III-V interface, there have been only few demonstrations of inversion-type e-mode GaAs and In 1−x Ga x As nMOSFETs. The first demonstrations of e-mode GaAs and In 0.53 Ga 0.47 As MOSFETs were carried out in Bell Labs by employing MBE-grown Ga 2 O 3 ͑Gd 2 O 3 ͒, where GaAs transistors exhibited much lower drive current than In 0.53 Ga 0.47 As MOSFETs.
9,10 However, Hong et al. were able to further improve the drive current of GaAs MOSFETs by adopting a similar scheme. 11 Also, fabrication of selfaligned e-mode GaAs MOSFETs with improved performance over the previous works has been reported by employing a-Si interfacial layer.
3 In addition, inversion-type e-mode In 0.53 Ga 0.47 As MOSFETs with relatively large drive current has been recently demonstrated using ALD Al 2 O 3 . 13, 14 Superior performance of In 0.53 Ga 0.47 As MOSFETs can stem from much lower surface state densities of InGaAs with respect to GaAs, deduced by evaluating surface recombination velocity at the interface of GaAs and InGaAs with their native oxides from photoluminescence intensity data. 17, 18 This phenomenon indicates that surface passivation of GaAs tends to be inherently more challenging than InGaAs. Here, we have studied thermodynamic stability of the Al 2 O 3 / GaAs interface by monitoring C-V characteristics of GaAs MOS capacitors at different annealing temperatures. By exploiting the excellent thermal stability of the interface, we have demonstrated self-aligned e-mode GaAs nMOSFETs.
Capacitor and MOSFET fabrication processes started with surface chemical cleaning of GaAs substrates in HF ͑1%͒ and ͑NH 4 ͒ 2 S ͑20%͒ at room temperature for 2 and 10 min, respectively, 15 followed by deposition of 82 Å thick ALD Al 2 O 3 at 250°C. Capacitors were fabricated on ͑100͒ n-and p-type GaAs substrates with a doping concentration of ͑5-10͒ ϫ 10 17 / cm 3 , while ͑100͒ undoped GaAs substrates were used for MOSFET fabrication. Postdeposition anneal ͑PDA͒ was carried out at 550°C for 3 min in N 2 ambient. Subsequently, TaN metal gate was sputtered, followed by patterning using standard photolithography and CF 4 reactive ion etch. Then, MOSCAP samples were capped with ϳ200 nm thick plasma-enhanced chemical vapor deposition ͑PECVD͒ SiO 2 prior to postmetallization anneal ͑PMA͒. Ring-FET geometry was used for MOSFET fabrication in order to simplify the device isolation process. Next, MOSFETs received Si implants of 50 keV with a dose of 1 ϫ 10 14 / cm 2 . In order to rule out degradation of GaAs during dopant activation, due to outdiffusion or sublimation of As atoms, 200 nm thick PECVD SiO 2 was deposited at 285°C. Source/drain ͑S/D͒ dopant activation is a critical step where the smoothness of the Al 2 O 3 / GaAs interface must be maintained while attempting to obtain high activation levels. Therefore, activation anneals were performed at temperatures ranging from 780 to 850°C for 10-30 s. Then, SiO 2 encapsulation layer was stripped off in buffered oxide etch solution. Finally, S/D ohmic contacts were formed by evaporation and subsequent lift-off of AuGe/ Ni/ Au, followed by annealing at 450°C for 30 s in N 2 ambient. Figure 1͑a͒ illustrates frequency dispersion behavior of GaAs MOS capacitors on p-and n-type substrates where MOS capacitors on n-type GaAs exhibit noticeably high frequency dispersion. This difference can be attributed to the presence of larger surface state density on n-type GaAs with a͒ Electronic mail: davood@mail.utexas.edu. b͒ respect to p-type GaAs. 19, 20 Nonetheless, MOS capacitors on p-type substrates exhibit excellent frequency dispersion behavior. Despite the significant improvement of the C-V characteristics upon employing the ex situ chemical clean and ALD of Al 2 O 3 using TMA, an appropriate investigation of Fermi level pinning at the interface entails C-V characterization at elevated temperatures, 21 or quasistatic C-V measurements at very slow sweep rate. 22 The observed hysteresis from the bidirectional C-V sweeps at 1 MHz was determined to be ϳ400 and ϳ520 mV on p-and n-type substrates, respectively. In addition, a midgap interface state density of ϳ2 ϫ 10 12 cm −2 eV −1 was measured using ac-conductance technique. Capacitance-voltage characteristics of the MOS capacitors were monitored under different PDA and PMA conditions in N 2 ambient. The variations of frequency dispersion and capacitance equivalent thickness ͑CET͒ of MOS capacitors on p-type GaAs under different PDA and PMA conditions are shown in Fig. 1͑b͒ . It is notable that the Al 2 O 3 / GaAs interface remains remarkably stable under different annealing conditions, as evidenced by the relatively small increase of frequency dispersion at elevated PDA and PMA temperatures compared to low PDA temperatures. Considering the diminished frequency dispersion behavior of capacitors annealed under PMA conditions with respect to their PDA-treated counterparts, we surmise that outdiffusion of As atoms could possibly be the major cause of this degradation. The reduction of CET at elevated temperatures could stem from further densification of the Al 2 O 3 gate dielectric. In addition, MOS capacitors on n-type GaAs showed a similar trend in the improvement of CET. Therefore, the excellent thermal stability attribute of Al 2 O 3 / GaAs interface opens up the possibility to fabricate self-aligned inversion-type e-mode GaAs nMOSFET.
Next, transfer and output characteristics of nMOSFETs were probed, and a positive threshold voltage of 0.4 V was determined by linear extrapolation technique. Furthermore, e-mode GaAs nMOSFETs showed well-behaved transfer characteristics, as illustrated in Fig. 2͑a͒ , where the subthreshold slope ͑SS͒ and I on / I off ratio were deduced to be ϳ145 mV/ dec and 10 5 , respectively. The output characteristics of the MOSFET are shown in Fig. 2͑b͒ , where a maximum drive current of ϳ4.5 A / m at V GS -V th of 2.5 V was obtained for a gate length of 20 m. From the slope of the I d -V d curves in the linear region, it is also evident that these devices suffer from a relatively high S/D series resistance. Thus, further improvement of drive current should be achievable by optimizing S/D ohmic contacts and implant/anneal conditions. The inset of Fig. 3 illustrates the split C-V data measured at 10 kHz, indicating the formation of an inversion layer. Figure 3 shows the effective electron mobility extracted from the I D -V G ͓Fig. 2͑a͔͒, measured at a drain voltage of 50 mV, and the split C-V data, where the inversion charge density was calculated by integrating the C-V data. Despite the high intrinsic electron mobility of GaAs, the calculated mobility is lower than expected. The major culprit for mobility degradation is unclear; however, the mobility degradation can be somewhat attributed to the high density of interface traps.
In summary, we have fabricated and characterized selfaligned inversion-type e-mode GaAs nMOSFETs using ALD Al 2 O 3 as the gate dielectric. The demonstration of inversiontype e-mode GaAs MOSFETs substantiates the effectiveness of the ex situ chemical cleaning treatment of GaAs substrates in improving high-/ GaAs interface. The stability of Al 2 O 3 / GaAs interface was examined at elevated temperatures, indicating good thermal stability of the interface. This attribute of the interface rendered the fabrication of selfaligned e-mode GaAs MOSFETs possible. Despite the large GaAs inherent electron mobility, the effective electron mobility of the MOSFET devices is small. We surmise that a large interface state density at the Al 2 O 3 / GaAs interface is the primary cause of the relatively low mobility.
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